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ABSTRACT 
A 10-bit 100MSampleds current-steering D/A converter (DAC) 
has been designed and processed in a 0 . 8 ~  BiCMOS process. 
The DAC is intended for applications using direct digital syn- 
thesis, and focus has been set on reducing dynamic nonlineari- 
ties to achieve a high spurious free dynamic range (SFDR') at 
high generated frequencies. The main part of the DAC consists 
of a matrix of current cells. Each current cell contains an emit- 
ter-coupled logic (ECL) flip-flop, clocked by a global ECL clock 
to ensure accurate clocking. A bipolar differential pair, steered 
by the differential output of the ECL flip-flop, is used in each 
current cell to steer the current. The DAC operates at 5V, and 
has a power consumption of 650m W. The area of the chip-core 
is 2.2" x 2.2". The measured integral nonlinearity (INL) 
and differential nonlinearity (DNL) were both approximately 2 
LSB. At a generated frequency off, = 0.3% (f, = 100 MSam- 
plesh), the measured SFDR was approximately 43dB. 
I. INTRODUCTION 
High-speed and high resolution DACs are used in various 
applications such as direct digital synthesis (DDS), arbitrary 
waveform generation (AFG), new TVNideo systems and 
communications local oscillators. For these applications the 
dynamic performance of the DAC is very critical. For the 
DAC described in this paper, focus has been set on achiev- 
ing a high spurious free dynamic range (SFDR) at high gen- 
erated frequencies, fg, compared to the conversion rate, A. 
(lOOMSamples/s), i.e., &=0.3 A.. Any static or dynamic non- 
linearity will generate spurious frequencies at the DAC out- 
put. For current steering DACs static nonlinearities can be 
reduced significantly by careful layout and by using different 
kinds of switching schemes for the current cells [5], [6]. The 
main dynamic nonlinearities are nonequal and code depend- 
ent rise and fall times, delay between rise and fall transients, 
and nonlinear clock and data feedthrough. For a typical cur- 
rent steering DAC one of the main challenges is to generate 
steering signals for the current cells with very little skew [ 11, 
[3], [5].  A solution is to use clocked current cells. One then 
has to generate a global clock for the current cells that has an 
acceptable low clock skew over the current cell matrix. 
SFDR is measured from the generated frequency to the highest 
harmonic or non-harmonic spur within the frequency band 0x42. 
Clock-skew can more easily be controlled than the delays of 
different steering signals, therefore the use of clocked cur- 
rent cells is an advantage. 
The DAC presented in this paper is constructed using 
this scheme. Each current cell contains an ECL flip-flop. 
The skew between the steering signals for the different cur- 
rent cells are then controlled by a global clock signal. 
The DAC architecture is described in section 11, and the 
current cells are described in section 111. Section IV gives 
some considerations about the chip layout, and in section V 
the measurement results are presented. 
11. DAC ARCHITECTURE 
The DAC is based on the well-known current steering prin- 
ciple [I]-[7]. The DAC architecture is shown in Fig. 1. 
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Fig. 1. DAC Architecture 
The main part of the DAC consists of a matrix of current 
cells. The current cells are arranged in a matrix. This matrix 
consists of 63 large current cells that determine the 6 most 
significant bits (6 MSB), and 15 smaller cells that determine 
the 4 least significant bits (4 LSB). One large current cell 
sinks a current 16 times the current in a small current cell. 
The DAC operates as follows: The digital input word, 
d9(MSB)-d,(LSB), is stored in an input register. The 6 MSB 
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are decoded into row, j o  to j 7 ,  and column, io to is, signals. 
All signals (the 4 LSB, ill and j,) are then latched before fed 
to the current cells. In Fig. 1 the registers and latches are 
contained in the column and row decoders. The decoding 
ensures that a minimum number of the large current cells are 
turned on or off; this reduces dynamic nonlinearities. The 
hierarchical switching scheme [6] is used for the large cur- 
rent cells to reduce nonlinearities. This switching scheme 
reduces both symmetrical and graded errors. For the small 
current cells, a simple "chessboard scheme" is used con- 
trolled by the digital signals &do. 
In each current cell (see Fig. 2) the CMOS steering signals, 
ip, ip+, and j,, are decoded by CMOS logic. The decoded 
signal is then converted into ECL levels and latched by an 
ECL flip-flop clocked by the global differential ECL clock. 
Thus, one reduces the problem with skew between the 
steering signals over the matrix. The differential current out- 
puts of all current cells are connected to the DAC output 
pins io,, and iour,b as shown in Fig. 1. These are, externally, 
each connected to a 5 0 0  resistor that again is connected to 
the positive power supply (5V). The maximum output cur- 
rent from the DAC is designed to be 20mA. The ECL clock 
generator is placed in the middle of the current cell matrix to 
minimise clock skew. This also causes the clock skew to be 
a symmetrical error. Therefore it will be reduced by the hier- 
archical switching scheme. 
CMOS-to- ECL 
converter 
and 
ECL-DFF 
t t  
Global 
(differential) 
ECL-clock 
Fig. 2. The large current cell 
111. CURRENT CELLS 
In a previous design of a 100MSumplesh 10-bit DAC [ 11 the 
INL and DNL were found to be less than 1 LSB. The static 
nonlinearities for this DAC were acceptable whereas the 
dynamic performance at high generated frequencies com- 
pared to the sampling rate was very poor. Focus in the de- 
sign of the DAC presented in this paper was therefore set on 
reducing dynamic nonlinearities to reduce the effects of 
these at high generated frequencies. This was done be de- 
signing very fast current cells. 
A simplified schematic of the large current cells is shown 
in Fig. 2 [2]. A differential pair with bipolar transistors, QI 
and Q2, is used to steer the current. The cascode current sink 
consists of two NMOS transistors M I  and M,. The current 
cell includes a CMOS input section which decodes the row 
and column signals. The decoded signal is converted into a 
differential ECL signal that is latched before fed to the dif- 
ferential pair, Q,  and Q2. 
The use of a bipolar differential pair offers several ad- 
vantages compared to the MOS counterpart. As the DAC 
should operate at a very high conversion rate, it is obvious to 
use fast bipolar transistors to toggle the current Icell between 
the two outputs. Furthermore, the required voltage swing at 
the input, vI,-vl,,h, is much lower compared to the input 
swing of a MOS differential pair in a practical design. The 
differential input voltage which guaranties that the total er- 
roneous output current from all NLe,,,, current cells is less than 
1/2 LSB of the total current, is given by (1). In (1) the col- 
lector currents ICl and In are given by the well-known expo- 
nential equation for the bipolar transistor. VT is the thermal 
voltage which equals 26mV at room temperature. 
In - > 2N+' NccN, 3 A V ~ , ~  = vIIL - v ,,,,, ~ 1 V, ln(2"' NLell , )  (l) 
I C ,  
Using the number of bits N = 10, NceN, = 64 (63 large, 
plus 15 small which equal approximately 1 large) we find 
that Avbe > 12VT = 312mV. This small ECL voltage swing 
and the fast ECL flip-flop output signals potentially give low 
dynamic nonlinearities at the DAC output. 
The setup time of the output, c, from the CMOS input 
section in the current cell varies strongly depending on the 
input signals il,, iP+1 and j,. If these CMOS signals, c,  were 
used to steer the current cells directly the output signal from 
the DAC would contain higher levels of nonlinearities. The 
output from the CMOS part is therefore latched in the ECL 
section. The skew between the steering signals, vi, - Vin,b, is 
therefore only dependent on the clock skew in the global 
ECL clock. The worst case clock skew over the matrix is 
designed to be less than 8ps. 
The small current cells have the same architecture as the 
large ones but ill is connected to V[l[l, ill+] is connected to 
ground and the cells are only steered by j,. 
For the bipolar transistor the relation between the termi- 
nal currents is I ,  = &+IL or I ,  = (1 +p).Zh. The current amplifi- 
cation factor, P, is process dependent and as bipolar transis- 
tors are used in the differential pair it is important to evalu- 
ate the influence of this in the collector current. We find: 
P I , = a . I , ,  a=- 
l + P  
The sensitivity of a with respect to p: 
Sa - -. J a P  -= -. 1 - P -ap a (l+p)2 M: (3) 
The relative variation in a is approximately given by 
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(4) 
Assuming P =120 and APIP better than 2% for transistors on 
the same chip, one obtain a Ada of approximately 0.02%. 
This will be of minor importance compared to other mis- 
match sources, such as ground potential variations and mis-  
match between NMOS current sinks (i.e., geometrical mis- 
match, threshold mismatch etc.). 
A a  A/l 
;=%- 
IV. LAYOUT CONSIDERATIONS 
The DAC is processed in a 0.8pm double-metal double-poly 
BiCMOS process. To minimise switching noise from the 
CMOS- and ECL-logic to couple to the output of the DAC, 
the power supplies for the CMOS- and ECL-logic and the 
current sinks are routed separately. The current Zccll from 
each large current cell introduces a voltage drop in the ana- 
logue ground. The analogue ground wires are therefore made 
wide. Also, several pads on each side of the current cell ma- 
trix are used to connect the analogue ground. Furthermore, 
all different parts of the circuitry are surrounded by guar- 
drings and all major parts by double guardrings to minimise 
noise injected to the output through the substrate. A separate 
power pad has been used for the n-well parts of the guard 
rings. All bias lines, both to the ECL-logic and the current 
sinks in the current cells, have both local and global de- 
coupling capacitors. Horizontal and vertical shielding be- 
tween the analogue routing and digital data lines (both 
CMOS and ECL) have been used to minimise coupling be- 
tween these. Careful layout and design were necessary to 
obtain sufficient time margin for the data setup with respect 
to the ECL clock. The chip was mounted in a 44 pin CLCC 
package. 
Clock skew, ground potential variation, etc., that gener- 
ate dynamic nonlinearities at the DAC output have been 
taken into account and were designed to introduce errors at 
the output, each less than '/2 LSB. The switching scheme will 
tend to cancel must of them. The total error at the output is 
therefore not the sum of all errors. The size of the chip-core 
is 2.2" x 2.2". 
V. EXPERIMENTAL " J L T S  
The performance of a DAC is normally evaluated by consid- 
ering the static and dynamic nonlinearities. The static non- 
linearities INL and DNL are presented in Fig. 3 and Fig. 4. 
All measurements were performed with single ended output 
as no differences were seen between single ended and differ- 
ential output. 
The INL and DNL show that the current cells are not 
matched within an accuracy of 10 bit. 
" O - 7  
I I I I 
I I I I i l  .2.0-c I I I I I I I I I I /  
0 1023 
Fig. 3. Measured differential nonlinearity (DNL) versus 
input code. 
I I I I I I 2.0-I I 
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3 
Fig. 4. Measured integral nonlinearity (INL) versus input 
code. 
The dynamic performance of the DAC can still be 
evaluated separately. This is done by letting the DAC gen- 
erate two different frequencies, one low and one high. When 
generating a low frequency the static nonlinearities will 
dominate and cause the spurious frequencies at the output. 
At high frequencies the dynamic nonlinearities will dominate 
and the effect of these can be viewed as the difference be- 
tween the two spectra. 
B K R  -dS. W a d 6  ATTEN lOdB 
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Fig. 5. The measured spectra forA. = lOOMSumpZes/s; 
f, = (820/8192) A. 0.15.. 
The dynamic performance is evaluated by forcing a digital 
sine-wave to the input of the DAC. The digital sines are 
saved in a cyclic 8k-memory, i.e., 8192 samples with no de- 
lay in the cyclic readout. To ensure phase continuity the data 
are obtained by generating f8 as (n/8192)%., n integer. A 
Colby Instruments Inc. SG8000A was used as the reference 
clock and an HP8563A spectrum analyser was used to 
427 
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 02,2010 at 07:13:04 EST from IEEE Xplore.  Restrictions apply. 
measure the spectra which are presented in Fig 5 and Fig. 6 
for f ,  = 0.15, and f g  = 0.35.. The result in Fig. 5 shows that 
the SFDR is approximately 50dB at f g  = 0.13.. The SFDR in 
Fig. 6 is further reduced by 7dB to approximately 43dB. 
. _ . . . . . .  r .  . .  I I I 
START 2s. O O M H ~  STOP -0. OOMH(r 
v w w  lOkHr S W P  aoom- * R W W  1OkHr 
Fig. 6. The measured spectra forf;. = 100MSumples/s; 
f ,  = (2501/8192) 3. = 0.35,. 
cause the INL and DNL are larger than 1 LSB one does not 
obtain a SFDR of 60dB at low generated frequencies com- 
pared to the sampling frequency. For a constant ratio be- 
tween& andf;. the SFDR increases whenf;. is decreased. This 
is again due to the fact that the dynamic nonlinearities be- 
come relatively less significant as the energy of one LSB is 
increased. 
VI. CONCLUSION 
A 10-bit 100MSumples/s current steering DAC has been 
designed and fabricated in a 0 . 8 ~  BiCMOS process. The 
core of the DAC consists of a matrix of current cells. Each 
current cell includes CMOS decoding logic, a CMOS-to- 
ECL converter, an ECL flip-flop and a bipolar differential 
pair to steer the current. The ECL flip-flop is clocked by a 
global ECL differential clock, and the differential output of 
the flip-flop directly steers the bipolar differential pair. The 
measured static nonlinearities INL and DNL were both ap- 
proximately 2 LSB. The measured SFDR was 43dB at a 
generated frequency of approximately 0.3fT (f;. = 
100MSumpleds) and 50dB at approximately l/lOA.. 
For three different ratios between the generated fre- 
quency and sampling frequency the SFDR was measured for 
lOMHz <f; ,  < 150MHz. The results are shown in Fig. 7. 
60 - ........,......... ; ........................................... .................... . 
40- ............................. : c 0.01% 
........ j ......... . . . . . . . . . .  j .......... j................... ...... ...;..\.\..I a? 
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Fig. 7. The measured SFDR for& = (79/8192) 3. = 
O.Ol~.,fn=O.l~.aandf,=0.3~.asafunctionoff~. 
From Fig. 7 it can be seen that the DAC operated up to a 
sampling rate of 140MSumples/s after which the DAC did 
not generate a sine wave at the output. This was due to inter- 
nal timing problems. The SFDR at f .  = 14OMSumples/s is 
approximately 6dB lower than that of the test with = 
lOOMSumples/s. This corresponds well with the fact that the 
energy of one LSB is approximately halved and the dynamic 
nonlinearities are the same which result in a reduction in the 
SFDR of 6dB. The power consumption was 650mW. Be- 
r7-l 
U1 
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